ASDL-3023

IrDA® Data Compliant Low Power 4Mbit/s with Remote Control Infrared Transceiver

Data Sheet





Description

The ASDL-3023 is a new generation low profile high speed enhanced infrared (IR) transceiver module that provides the capability of (1) interface between logic and IR signals for through-air, serial, half-duplex IR data link, and (2) IR remote control transmission for universal remote control applications. The ASDL-3023 can be used for IrDA as well as remote control application without the need of any additional external components for multiplexing.

The ASDL-3023 is fully compliant to IrDA® Physical Layer specification version 1.4 low power from 9.6 kbit/s to 4.0 Mbit/s (FIR) and IEC825 Class 1 eye safety standards.

The ASDL-3023 can be shutdown completely to achieve very low power consumption. In the shutdown mode, the PIN diode will be inactive and thus producing very little photocurrent even under very bright ambient light. It is also designed to interface to input/output logic circuits as low as 1.5V. These features are ideal for battery operated mobile devices such as PDAs and mobile phones that require low power consumption.

Applications

Mobile data communication and universal remote control

- Mobile Phones
- PDAs
- Digital Still Camera
- Printer
- Handy Terminal
- Industrial and Medical Instrument

Application Support Information

The Application Engineering Group is available to assist you with the application design associated with ASDL-3023 infrared transceiver module. You can contact them through your local sales representatives for additional details.

Features

General Features

- Operating temperature from -25° C ~ 85°C
 - Critical parameters are guaranteed over temperature and supply voltage
- Vcc Supply 2.4 to 3.6 V
- Interface to Various Super I/O and Controller Devices - Input/Output Interface Voltage of 1.5 V
- Miniature Package Miniature Package (shielded) Height : 1.75 mm Width : 7.5 mm Depth : 2.75 mm
 Miniature Package (shielded) Height : 1.95 mm Width : 8.0 mm Depth : 3.00 mm
- Moisture Level 3
- Power Saving using 3 ILED range (SIR, MIR/FIR, RC mode)
- LED stuck high protection
- High EMI Performance
- High ESD Performance
- Designed to Accommodate Light Loss with Cosmetic Windows
- IEC 825-Class 1 Eye Safe

IrDA® Features

- Fully Compliant to IrDA 1.4 Physical Layer Low Power Specifications from 9.6 kbit/s to 4.0 Mb/s
 - Link distance up to 30cm (minimum)
- Complete shutdown
- Low Power Consumption
 - Low shutdown current
 - Low idle current

Remote Control Features

- Wide angle and high radiant intensity
- Spectrally suited to remote control transmission function
- Minimum peak wavelength of 880nm
- 2 RC Transmission Mode
 - Single TXD (Programmable Mode)
 - Dual TXD (Direct)




Figure 1a. Functional Block Diagram of ASDL-3023




Figure 1b. Functional Block Diagram of ASDL-3023-S21

Order Information

Part Number	Packaging Type	Package	Quantity	
ASDL-3023-021	Tape and Reel	Front Option	2500	
ASDL-3023-008	Tape and Reel	Top Option	2500	
ASDL-3023–S21 (Shielded)	Tape and Reel	Front Option	2500	

Marking Information

The unit is marked with 'XYWLL' on the shield

Y = year

W = work week

LL = lot number

ASDL-3023-021, ASDL-3023-008 and ASDL-3023-S21

Pinout, Rear View





Figure 2a. Pin out for ASDL-3023-021 and ASDL-3023-008,

Rear View



I/O Pins Configuration Table

Pin	Symbol	Description	l/O Type	Notes
1	LEDA	LED Anode		Note 1
2	TxD_IR	IrDA transmitter data input.	Input. Active High	Note 2
3	RxD	IrDA receive data	Output. Active Low	Note 3
4	SD	Shutdown	Input. Active High	Note 4
5	IOVCC	Input/Output ASIC voltage		Note 5
6	TxD_RC	RC transmitter data input.	Input. Active High	Note 6
7	VCC	Supply Voltage		Note 7
8	GND	Ground		Note 8

Figure 2b. Pin out for ASDL-3023-S21

Notes:

- 1. Tied through external resistor, R2, to Vled. Refer to the table below for recommended series resistor value.
- 2. This pin is used to transmit serial data when SD pin is low. If held high for longer than 50 µs, the LED is turned off. Do NOT float this pin.
- 3. This pin is capable of driving a standard CMOS or TTL load. No external pull-up or pull-down resistor is required. The pin is in tri-state when the transceiver is in shutdown mode
- 4. Complete shutdown of IC and PIN diode. The pin is used for setting IR receiver bandwidth, range of IR LED current and RC drive programming mode. Refer to section on "Bandwidth Selection Timing" and "Remote Control Drive Modes" for more information. Do NOT float this pin. ***
- Connect to ASIC logic controller supply voltage or Vcc. The voltage at this pin should be equal to or less than Vcc.
 Logic high turns on the RC LED. If held high longer than 50 μs, the RC LED is turned off. Do NOT float the pin.
- Logic high turns on the RC LED. If held hig
 (i) Regulated, 2.4V to 3.6V
- (ii) This pin recommended to turn on before other pin.
- 8. Connect to system ground.

Recommended Application Circuit Components

Component	Recommended Value	Note
R1	4.7Ω ,±5%, 0.25 watt for Vcc ≤ 3.0V	
R2	2.7 Ω , for 2.4 \leq VLED \leq 2.7V;	
	3.3Ω , for $2.7 < VLED \le 3.0V$	
	3.9Ω , for $3.0 < VLED \le 3.3V$	
	4.7 Ω , for 3.3 <vled <math="">\leq 3.6V</vled>	
	5.6 Ω , for 3.6 <vled <math="">\leq 4.2V</vled>	
	10 Ω , for 4.2 <vled <math="">\leq 5V</vled>	
CX1, CX3, CX5	100 nF, ± 20%, X7R Ceramic	1
CX2, CX4	4.7μ F, \pm 20%, Tantalum	1

Notes: CX1, CX2, CX3 & CX4 must be placed within 0.7cm of ASDL-3023 to obtain optimum noise immunity

Absolute Maximum Ratings

For implementations where case to ambient thermal resistance is \pm 50°C/W.

Symbol	Min.	Max.	Units	Conditions	Ref
Ts	-40	+100	°C		
T _A	-25	+85	°C		
V _{LEDA}	-0.3	6.5	V		
V _{CC}	-0.3	6	V		
VI	-0.3	5.5	V		
V ₀	-0.3	5.5	V		
I _{IRLED} (PK)		200	mA	$\leq 25\%$ duty cycle, $\leq 90~\mu$ s pulse width	Fig 3
I _{RCLED(PK)}		300	mA	\leq 10% duty cycle, \leq 90 μ s pulse width	Fig 4
	Ts TA VLEDA VCC VI VO IRLED (PK)	Ts -40 TA -25 VLEDA -0.3 VCC -0.3 V1 -0.3 V0 -0.3 IRLED (PK) -0.3	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	T_S -40 $+100$ °C T_A -25 $+85$ °C VLEDA -0.3 6.5 V V_CC -0.3 6 V V_I -0.3 5.5 V V_0 -0.3 5.5 V I_IRLED (PK) 200 mA	T_S -40 $+100$ °C T_A -25 $+85$ °C VLEDA -0.3 6.5 V V_CC -0.3 6 V V_I -0.3 5.5 V V_0 -0.3 5.5 V I_IRLED (PK) 200 mA $\leq 25\%$ duty cycle, ≤ 90 µs pulse width

CAUTION: THE CMOS INHERENT TO THE DESIGN OF THIS COMPONENT INCREASES THE COMPONENT'S SUSCEPTIBILITY TO DAMAGE FROM ELECTROSTATIC DISCHARGE (ESD). IT IS ADVISED THAT NORMAL STATIC PRECAUTIONS BE TAKEN IN HANDLING AND ASSEMBLY OF THIS COMPONENT TO PREVENT DAMAGE AND/OR DEGRADATION WHICH MAY BE INDUCED BY ESD

Recommended Operating Conditions

Parameter		Symbol	Min.	Тур.	Max.	Units	Conditions
Operating Temperature		T _A	-25		+85	°C	
Supply Voltage		V _{CC}	2.4		3.6	V	
Input/Output Voltage		IOV _{CC}	1.5		3.6	V	
Logic Input Voltage for TXD, SD/Mode	Logic High	V _{IH}	I0Vcc-0.5		10Vcc	V	
	Logic Low	VIL	0		0.4	V	
Receiver Input Irradiance	Logic High	EI _H	0.0090		500	mW/cm ²	For in-band signals \leq 115.2kbit/s ^[3] 0.576 Mbit/s \leq in-band signals \leq 4.0
			0.0225		500		Mbit/s ^[3]
	Logic Low	Ell			0.3	μ W/cm ²	For in-band signals ^[3]
IR LED (Logic High) Current Pulse Amplitude – SIR Mode		I _{LEDA}		65		mA	
IR LED (Logic High) Current Pulse Amplitude — MIR/FIR Mode		I _{leda}		150		mA	
RC LED (Logic High) Current Pulse Amplitude		I _{LEDA}		250		mA	
Receiver Data Rate			0.0096		4.0	Mbit/s	
Ambient Light							See IrDA Serial Infrared Physical Layer Link Specification, Appendix A for ambient levels

Note :

3. An in-band optical signal is a pulse/sequence where the peak wavelength, λp , is defined as $850 \le \lambda p \le 900$ nm, and the pulse characteristics are compliant with the IrDA Serial Infrared Physical Layer Link Specification v1.4.

Electrical and Optical Specifications

Specifications (Min. & Max. values) hold over the recommended operating conditions unless otherwise noted. Unspecified test conditions may be anywhere in their operating range. All typical values (Typ.) are at 25°C, Vcc set to 3.0V and IOVcc set to 1.5V unless otherwise noted.

Receiver

Parameter		Symbol	Min.	Тур.	Max.	Units	Conditions
Viewing Angle		20 _{1/2}	30			0	
Peak Sensitivity Wavelength		λρ		875		nm	
RxD_IrDA Output Voltage	Logic High	V _{OH}	10Vcc – 0.5		IOVCC	V	I_{OH} = -200 μ A, El \leq 0.3 μ W/cm ²
	Logic Low	V _{OL}	0		0.4	V	
RxD_IrDA Pulse Width (SIR) ^[4, 5]		t _{RPW(SIR)}	1		4	μs	$\theta_{1/2} \le 15^{\circ}, C_L = 9pF$
RxD_IrDA Pulse Width (MIR) ^[4, 6]		t _{RPW(MIR)}	100		500	ns	$\theta_{1/2} \le 15^{\circ}, C_L = 9 pF$
RxD_IrDA Pulse Width (Single) (FIR)	[4, 7]	t _{RPW(FIR)}	80		175	ns	$\theta_{1/2} \le 15^{\circ}, C_L = 9 pF$
RxD_IrDA Pulse Width (Double) (FIR)	[4, 7]	t _{RPW(FIR)}	200		290	ns	$\theta_{1/2} \le 15^{\circ}, C_L = 9 pF$
RxD_IrDA Rise & Fall Times		t _r , t _f		60		ns	C _L =9pF
Receiver Latency Time [8]		tL			100	μs	$EI = 9.0 \mu\text{W/cm}^2$
Receiver Wake Up Time ^[9]		t _{RW}			200	μs	$EI = 10 \text{ mW/cm}^2$

Infrared (IR) Transmitter

Parameter		Symbol	Min.	Тур.	Max.	Units	Conditions
IR Radiant Intensity (SIR Mode)		I _{EH}	4	20		mW/sr	$IR_I_{LEDA} = 65mA,$ $\Theta_{1/2} \le 15^{\circ}, TxD_IR \ge V_{IH}, T_A = 25^{\circ}C$
IR Radiant Intensity (MIR/FIR Mod	e)	I _{EH}	10	50		mW/sr	$IR_I_{LEDA} = 150 \text{mA},$ $\Theta_{1/2} \le 15^{\circ}, \text{TxD}_IR \ge V_{IH}, \text{T}_{A} = 25^{\circ}\text{C}$
IR Viewing Angle		20 _{1/2}	30		60	0	
IR Peak Wavelength		λρ	850	885	900	nm	
TxD_IrDA Logic Levels	High	VIH	10Vcc-0.5		IOVCC	V	
	Low	VIL	0		0.5	V	
TxD_IrDA Input Current	High	I _H		0.02		μA	$V_I \ge V_{IH}$
	Low	IL		-0.02		μA	$0 \le V_I \le V_{IL}$
Wake Up Time ^[10]		t _{TW}		180		ns	
Maximum Optical Pulse Width [11]		t _{PW(Max)}		25	120	μs	
TXD Pulse Width (SIR)		t _{PW(SIR)}		1.6		μs	t _{PW} (TXD_IR)=1.6μs at 115.2 kbit/s
TXD Pulse Width (MIR)		t _{PW(MIR)}		217		ns	t _{PW} (TXD_IR)=217ns at 1.152 Mbit/s
TXD Pulse Width (FIR)		t _{PW(FIR)}		125		ns	t _{PW} (TXD_IR)=125ns at 4.0 Mbit/s
TxD Rise & Fall Times (Optical)		t _r , t _f			600	ns	t _{PW} (TXD_IR)=1.6μs at 115.2 kbit/s t _{PW} (TXD_IR)=125ns at 4.0 Mbit/s
					40	ns	
IR LED Anode On-State Voltage (SIR Mode)		V _{ON} (IR_LEDA)		2.2		V	IR_I _{LEDA} =65mA, IR VLED = 3.6V, R = 4.7Ω, VI(TxD) ≥ VIH
IR LED Anode On-State Voltage (MIR/FIR Mode)		V _{ON} (IR_LEDA)		2.1		V	$IR_I_{LEDA}=150 \text{mA},$ $IR \text{ VLED} = 3.6 \text{V},$ $R = 4.7 \Omega,$ $VI(TxD_IR) \ge \text{ VIH}$

Remote Control (RC) Transmitter

Parameter		Symbol	Min.	Тур.	Max.	Units	Conditions
RC Radiant Intensity		I _{EH}		80		mW/sr	$RC_{LEDA} = 250mA$,
							$\theta_{1/2} \le 15^\circ$, TxD_RC $\ge V_{IH}$, T _A = 25 °C
RC Viewing Angle		$2\theta_{1/2}$	30		60	0	
RC Peak Wavelength		λρ	880	885	900	nm	
TxD_RC Logic Levels	High	VIH	10Vcc-0.5		IOVCC	V	
	Low	VIL	0		0.5	V	
TxD_RC Input Current	High	I _H		0.02	1	μA	$V_{I} \ge V_{IH}$
	Low	l		-0.02	1	μA	$0 \le V_I \le V_{IL}$
RC LED Anode On-State Voltage		V _{ON}		2		V	$RC_{LEDA} = 250 mA$, $RCVLED = 3.6V$,
		(RC LEDA)					$R = 4.7\Omega$, $V_{I(TxD RC)} \ge V_{IH}$

Transceiver

Parameters		Symbol	Min.	Тур.	Max.	Units	Conditions
Input Current	High	I _H		0.01	1	μA	$VI \ge VIH$
	Low	IL	-1	-0.02	1	μA	$0 \le VI \le VIL$
Supply Current	Shutdown	I _{CC1}			1	μA	$VSD \ge IOV_{CC}-0.5$, TA=25°C
	ldle (Standby)	I _{CC2}		2.0	2.9	mA	$V_{I(TxD)} \leq V_{IL}, EI=0$
	Active	I _{CC3}		3.5		mA	$V_{I(TxD)} \ge V_{IL}, EI=10 \text{mW/cm}^2$

Note:

[4] An in-band optical signal is a pulse/sequence where the peak wavelength, λ_P , is defined as 850 nm $\leq \lambda_P \leq$ 900 nm, and the pulse characteristics are compliant with the IrDA Serial Infrared Physical Layer Link Specification version 1.4.

[5] For in-band signals 115.2 kbit/s where 9 μ W/cm2 \leq El \leq 500 mW/cm2.

[6] For in-band signals 1.152 Mbit/s where 22 μ W/cm2 \leq El \leq 500 mW/cm2.


[7] For in-band signals 4 Mbit/s where $22 \,\mu$ W/cm2 \leq El \leq 500 mW/cm2.

[8] Latency is defined as the time from the last TxD_IrDA light output pulse until the receiver has recovered full sensitivity.

[9] Receiver Wake Up Time is measured from Vcc power ON to valid RxD_IrDA output.

[10] Transmitter Wake Up Time is measured from Vcc power ON to valid light output in response to a TxD_IrDA pulse.

[11] The Max Optical PW is defined as the maximum time which the IR LED will turn on, this, is to prevent the long Turn On time for the IR LED.










Figure 3. Maximum Peak IR LED current vs. ambient temperature. Derated based on TJMAX = 100° C.












Figure 5c. Timing Waveform – TXD "Stuck-on" Protection Waveform




Figure 5e. Timing Waveform – TXD Wakeup Time Waveform

Figure 5b. Timing Waveform - LED Optical Waveform






Figure 5d. Timing Waveform – Receiver Wakeup Time Waveform

Package Dimension: ASDL-3023-021 (Shieldless, Front) and ASDL-3023-008 (Shieldless, Top)





1) Top Mount Enable Pads (x2) opposite site of castellation holes. 2) These pads are not plated throught vias, but only surface pads. 3) Pad A: Opposite of Pin1; isolated. Pad B: Opposite of Pin8, interconnected to Pin8/Gnd.

0.40 ł

ł

0.40

ł


-- 0.77

Ø0,35

7


6

Package Dimension: ASDL-3023-S21 (Shielded, Front)




Tape & Reel Dimensions


ASDL-3023-021 (Shieldless, Front)








ASDL-3023-S21 (Shielded, Front)




Progressive Direction



ASDL-3023 Moisture Proof Packaging

All ASDL-3023 options are shipped in moisture proof package. Once opened, moisture absorption begins.

This part is compliant to JEDEC Level 3.



j

Recommended Storage Conditions

Storage Temperature	10°C to 30°C	
Relative Humidity	below 60% RH	

Time from unsealing to soldering

After removal from the bag, the parts should be soldered within 7 days if stored at the recommended storage conditions. When MBB (Moisture Barrier Bag) is opened and the parts are exposed to the recommended storage conditions more than 7 days but less than 15 days the parts must be baked before reflow to prevent damage to the parts.


Note: To use the parts that exposed for more than 15 days is not recommended.

Baking Conditions

Package	Temp	Time
In reels	60 °C	\geq 48hours
In bulk	100 °C	\geq 4hours

Baking should only be done once.

Recommended Reflow Profile



Symbol	$\Delta \mathbf{T}$	Maximum $\Delta T / \Delta time$ or Duration
P1, R1	25°C to 150°C	3°C/s
P2, R2	150°C to 200°C	100s to 180s
P3, R3 P3, R4	200°C to 260°C 260°C to 200°C	3°C/s -6°C/s
P4, R5	200°C to 25°C	-6°C/s
	> 217°C	60s to 90s
	260°C	-
	-	20s to 40s
	25°C to 260°C	8mins
	P1, R1 P2, R2 P3, R3 P3, R4	P1, R1 25°C to 150°C P2, R2 150°C to 200°C P3, R3 200°C to 260°C P3, R4 260°C to 200°C P4, R5 200°C to 25°C > 217°C 260°C

The reflow profile is a straight-line representation of a nominal temperature profile for a convective reflow solder process. The temperature profile is divided into four process zones, each with different $\Delta T/\Delta$ time temperature change rates or duration. The $\Delta T/\Delta$ time rates or duration are detailed in the above table. The temperatures are measured at the component to printed circuit board connections.

In process zone P1, the PC board and ASDL-3023 pins are heated to a temperature of 150°C to activate the flux in the solder paste. The temperature ramp up rate, R1, is limited to 3°C per second to allow for even heating of both the PC board and ASDL-3023 pins.

Process zone P2 should be of sufficient time duration (100 to 180 seconds) to dry the solder paste. The temperature is raised to a level just below the liquidus point of the solder.

Process zone P3 is the solder reflow zone. In zone P3, the temperature is quickly raised above the liquidus point of solder to 260°C (500°F) for optimum results. The dwell time above the liquidus point of solder should be between 60 and 90 seconds. This is to assure proper coalescing of the solder paste into liquid solder and the formation of good solder connections. Beyond the recommended dwell time the intermetallic growth within the solder connections becomes excessive, resulting in the formation of weak and unreliable connections. The temperature is then rapidly reduced to a point below the solidus temperature of the solder to allow the solder within the connections to freeze solid.

Process zone P4 is the cool down after solder freeze. The cool down rate, R5, from the liquidus point of the solder to 25°C (77°F) should not exceed 6°C per second maximum. This limitation is necessary to allow the PC board and ASDL-3023 pins to change dimensions evenly, putting minimal stresses on the ASDL-3023.

It is recommended to perform reflow soldering no more than twice.

Appendix A: ASDL-3023 SMT Assembly Application Note

Solder Pad, Mask and Metal Stencil





Figure A1. Stencil and PCBA

Recommended land pattern for ASDL-3023-021



UNIT: mm

Figure A2a. Recommended land pattern, ASDL-3023-021

Recommended land pattern for ASDL-3023- S21







Figure A2b. Recommended land pattern, ASDL-3023-S21

Recommended land pattern for ASDL-3023-008




UNIT: mm

Figure A2c. Recommended land pattern, ASDL-3023-008

Recommended Metal solder Stencil Aperture

It is recommended that only a 0.11 mm (0.004 inch) or a 0.127 mm (0.005 inch) thick stencil be used for solder paste printing. This is to ensure adequate printed solder paste volume and no shorting. See the Table 1 below the drawing for combinations of metal stencil aperture and metal stencil thickness that should be used. Aperture opening for shield pad is 2.6 mm x 1.5 mm(for ASDL-3023-S1) as per land pattern. Compared to 0.127mm stencil thickness 0.11mm stencil thickness has longer length in land pattern. It is extended outwardly from transceiver to capture more solder paste volume.



Adjacent Land Keepout and Solder Mask Areas

Adjacent land keepout is the maximum space occupied by the unit relative to the land pattern. There should be no other SMD components within this area. The minimum solder resist strip width required to avoid solder bridging adjacent pads is 0.2mm. It is recommended that two fiducially crosses be placed at mid length of the pads for unit alignment.

Note: Wet/Liquid Photo-imaginable solder resist/mask is recommended




Figure A3. Solder stencil aperture

Table 1.


Stencil thickness,	Aperture size(mm)			
t(mm)	Length,l	Width,w		
0.127mm	1.75+/-0.05	0.55+/-0.05		
0.11mm	2.4+/-0.05	0.55+/-0.05		

Dimension	mm
h	0.2
	3.0
k	3.85
j	10.1

Appendix B: PCB Layout Suggestion


The effects of EMI and power supply noise can potentially reduce the sensitivity of the receiver, resulting in reduced link distance. The PCB layout played an important role to obtain a good PSRR and EM immunity resulting in good electrical performance. Things to note:


- 1. The ground plane should be continuous under the part, but should not extend under the shield trace.
- 2. The shield trace is a wide, low inductance trace back to the system ground. CX1, CX2, CX3, CX4 and CX5 are optional supply filter capacitors; they may be left out if a clean power supply is used.
- 3. VLED can be connected to either unfiltered or unregulated power supply. The bypass capacitors should be connection before the current limiting resistor R2 respectively. In a noisy environment, including capacitor CX3and CX4 can enhance supply rejection. CX3 that is generally a ceramic capacitor of low inductance providing a wide frequency response while CX4 is tantalum capacitor of big volume and fast frequency response. The use of a tantalum capacitor is more critical on the VLED line, which carries a high current.
- 4. VCC pin can be connected to either unfiltered or unregulated power supply. The Resistor, R1 together with the capacitors, CX 1and CX2 acts as the low pass filter.
- 5. IOVCC is connected to the ASIC voltage supply or the VCC supply. The capacitor, CX5 acts as the bypass capacitor.



- 6. Preferably a multi-layered board should be used to provide sufficient ground plane. Use the layer underneath and near the transceiver module as Vcc, and sandwich that layer between ground connected board layers. The diagram below demonstrate an example of a 4 layer board :
 - Top Layer: Connect the metal shield and module ground pin to bottom ground layer; Place the bypass capacitors within 0.5cm from the VCC and ground pin of the module. Critical ground plane zone. 3 • Layer 2: cm in all direction around the module. Connect to a clean, noiseless ground node (eg bottom layer). Layer 3: Keep data bus away from critical ground plane zone. Bottom layer: Ground laver. Ground noise <75 mVp-p. Should be separated from ground used by noisy sources.

The area underneath the module at the second layer, and 3cm in all direction around the module is defined as the critical ground plane zone. The ground plane should be maximized in this zone. Refer to application note AN1114 or the Avago Technologies IrDA Data Link Design Guide for details. The layout below is based on a 2-layer PCB.





Top Layer

Bottom Layer

Appendix C: General Application Guide for the ASDL-3023 infrared IrDA Compliant 4 Mb/s Transceiver.

Description

The ASDL-3023, a wide-voltage operating range infrared transceiver is a low-cost and small form factor device that is designed to address the mobile computing market such as PDAs, as well as small embedded mobile products such as digital cameras and cellular phones. It is spectrally suited to universal remote control transmission function at 940 nm typically. It is fully compliant to IrDA 1.4 low power specification

up 4Mb/s and support most remote control codes The design of ASDL-3023 also includes the following unique features :

- Spectrally suited to universal remote control transmission function at 940nm typically;
- Low passive component count;
- Shutdown mode for low power consumption requirement;
- Direct interface with I/O logic circuit.

Selection of Resistor R2

Resistor R2 should be selected to provide the appropriate peak pulse IR and RC LED current respectively at different ranges of Vcc as shown on page 3 under "Recommended Application circuit components".

Interface to the Recommended I/O chip

The ASDL-3023's TXD data input is buffered to allow for CMOS drive levels. No peaking circuit or capacitor is required. Data rate from 9.6kb/s to 4Mb/s is available at RXD pin. The TXD_RC, pin6 together with LEDA, pin1 is used to selected the remote control transmit mode. Alternatively, the TXD_IR, pin2 together with LEDA, pin1 is used for infrared transmit selection.

Following shows the hardware reference design with ASDL-3023

*Detail configuration of ASDL-3023 with the controller chip is shown in Figure 3.

The use of the infrared techniques for data communication has increase rapidly lately and almost all mobile application processors have built in the IR port. This does away with the external Endec and simplifies the interfacing to a direct connection between the processor and the transceiver. The next section discusses interfacing configuration with a general processor.




Figure 2. Mobile Application Platform

General mobile application processor

The transceiver is directly interface with the microprocessor provided its support infrared communication commonly known as Infrared Communications Port (ICP). The ICP supports both SIR data rates up to 115.2kps and sometimes FIR data with data rates up to 4Mbps. The remote control commands can be sent one of the available General Purpose IO pins or the UART block with IrDA functionality. It should be should be observed that although both IrDA data transmission and Remote control transmission is possible simultaneously by the hardware, hence the software is required to resolve this issue to prevent the mixing and corruption of data while being transmitted over the free air. The above Figure 3 illustrates a reference interfacing to implement both IR and RC functionality with ASDL-3023.

Remote Control Operation

The ASDL-3023 is spectrally suited to universal remote control transmission function at 940nm typically. Remote control applications are not governed by any standards, owing to which there are numerous remote codes in market. Each of those standards results in receiver modules with different sensitivities, depending on the carries frequencies and responsively to the incident light wavelength. Remote control carrier frequencies are in the range of 30KHz to 60KHz (for details of some the frequently used carrier frequencies, please refer to AN1314). Some common carrier frequencies and the corresponding SA-1110 UART frequency and baud rate divisor are shown in Table 3.

Table 3.

Remote Control Carrier Frequency (KHz)	SA-1110 UART Frequency (KHz)	Baud Rate Divisor	
30	28.8	8	
32,33	32.9	7	
36,36.7,38,39.2,40	38.4	б	
56	57.6	4	





Figure 3. ASDL-3023 configuration with general mobile architecture processor

Appendix E: Window Design for ASDL-3023.



To ensure IrDA compliance, some constraints on the height and width of the window exist. The minimum dimensions ensure that the IrDA cones angles are met without vignetting. The maximum dimensions minimize the effects of stray light. The minimum size corresponds to a cone angle of 300 and the maximum size corresponds to a cone angle of 600.

In the figure above, X is the width of the window, Y is the height of window, Z is the distance from the ASDL-3023 to the back of the window and T is the thickness of the IR transparent window.

 $W_1=$ 0.3456*T, $W_2=$ 0.6967*T, where T is the window thickness

For the modules depth values that are not shown on the tables above, the minimum X and Y values can be interpolated.

Depth(Z)	Y(Min)	X(Min)	Y(Max)	X(Max)
0	1.70+W ₁	7.20+W ₁	3.66+W ₂	9.26+W ₂
1	2.23+W ₁	7.73+W ₁	4.82+W ₂	10.32+W ₂
2	2.77+W ₁	8.27+W ₁	5.97+W ₂	11.47+W ₂
3	3.31+W ₁	8.81+W ₁	7.12+W ₂	12.62+W ₂
4	3.84+W ₁	9.34+W ₁	8.28+W ₂	13.78+W ₂
5	4.38+W ₁	9.88+W ₁	9.43+W ₂	14.93+W ₂
6	4.91+W ₁	10.41+W ₁	10.59+W ₂	16.09+W ₂
7	5.45+W ₁	10.95+W ₁	11.74+W ₂	17.24+W ₂
8	5.99+W ₁	11.49+W ₁	12.90+W ₂	18.40+W ₂
9	6.52+W ₁	12.02+W ₁	14.05+W ₂	19.55+W ₂
10	7.06+W ₁	12.56+W ₁	15.21+W ₂	20.71+W ₂

Window Material

Almost any plastic material will work as a window material. Polycarbonate is recommended. The surface finish of the plastic should be smooth, without any texture. An IR filter dye may be used in the window to make it look black to the eye, but the total optical loss of the window should be 10% or less for best optical performance. Light loss should be measured at 875 nm. The recommended plastic materials for use as a cosmetic window are available from General Electric Plastics.


Recommended Plastic Materials:


Material #	Light Transmission	Haze	Refractive Index
Lexan 141	88%	1%	1.586
Lexan 920A	85%	1%	1.586
Lexan 940A	85%	1%	1.586

Note: 920A and 940A are more flame retardant than 141. Recommended Dye: Violet #21051 (IR transmissant above 625mm)


Shape of the Window


From an optics standpoint, the window should be flat. This ensures that the window will not alter either the radiation pattern of the LED, or the receive pattern of the photodiode. If the window must be curved for mechanical or industrial design reasons, place the same curve on the backside of the window that has an identical radius as the front side. While this will not completely eliminate the lens effect of the front curved surface, it will significantly reduce the effects. The amount of change in the radiation pattern is dependent upon the material chosen for the window, the radius of the front and back curves, and the distance from the back surface to the transceiver. Once these items are known, a lens design can be made which will eliminate the effect of the front surface curve. The following drawings show the effects of a curved window on the radiation pattern. In all cases, the center thickness of the window is 1.5 mm, the window is made of polycarbonate plastic, and the distance from the transceiver to the back surface of the window is 3 mm.







Flat Window, (First Choice)





Curved Front and Back, (Second Choice)





Curved Front, Flat Back, (Do not use)

Appendix F: General Application Guide for the ASDL-3023

Remote Control Drive Modes

The ASDL-3023 can operate in the single-TxD programmable mode or the two-TxD direct transmission mode.

Single-TxD Programmable Mode

In the single-TxD programmable mode, only one input pin (TxD_IR input pin) is used to drive the LED in both IrDA mode as well as Remote Control mode of operation. This mode can be used when the external controller uses only one transmit pin for both IrDA as well RC mode of operation.

transceiver is in default mode (IrDA-SIR) when powered up. The user needs to apply the following programming sequence to both the TxD_IR and SD inputs to enable the transceiver to operate in either the IrDA or remote control mode.

Two-TxD Direct Transmission Mode


In the two-TxD direct transmission mode, the LED can be driven separately for IrDA and RC mode of operation through the TxD_IR and TxD_RC pins respectively. This mode can be used when the external controller utilizes separate transmit pins for IrDA and RC operation modes, thereby eliminating the need for external multiplexing.

Please refer to the Transceiver I/O truth table for more detail.

Transceiver Control I/O Truth Table for Two-TxD Direct Transmission Mode

SD	TxIR	TxRC	LED	Remarks
0	0	0	OFF	IR Rx enabled. Idle mode
0	0	1	ON	Remote control operation
0	1	0	ON	IrDA Tx operation
0	1	1	-	Not recommended (Both Transmitters off)
1	0	0	OFF	Shutdown mode*

 The shutdown condition will set the transceiver to the default mode (IrDA-SIR)



(GND)

Mode Programming Timing Table

The following timings describe input constraints required using the active serial interface for mode programming with pins SD, TxIR, and TxRC:

Parameter	Symbol	Min	Тур	Мах	Unit	Notes
Shutdown input pulse width, at pin SD	t _{SDPW}	30	-	∞	μs	Will activate complete shutdown
SD mode setup time	t _A	200	-	-	Ns	Setup for mode programming
TxIR pulse width for RC mode	t _B	200	-	-	Ns	RC drive enabled with pin TxIR
SD programming pulse width Note: (tA + tB) < tC < tSDPW	t _C	-	-	5.0	μs	Pulse width mode programming
TxIR setup time for SIR or MIR/FIR mode	ts	50	-	-	Ns	Setup time for IrDA bandwidth selection
TxIR or SD hold time to latch SIR, MIR/FIR or RC mode	t _H	50	-	-	Ns	Hold time for IrDA or RC modes


Bandwidth Selection Timing

The power on state should be the IrDA SIR mode. The data transfer rate must be set by a programming sequence using the TxD_IR and SD inputs as described below.

Note: SD should not exceed the maximum, $t_C \leq 5 \mu s,$ to prevent shutdown.

Setting to the High Bandwidth MIR/FIR Mode (0.576Mbits/s to 4Mbits/s)

- 1. Set SD input to logic "HIGH". Wait $t_A \ge 200$ ns
- 2. Set TxD_IR input to logic "HIGH". Wait $t_S \ge 50$ ns.
- 3. Set SD to logic "LOW" (this negative edge latches state of TxD_IR, which determines speed setting).
- 4. After waiting $t_H \ge 50$ ns TxD_IR can be set to logic "LOW". TxD_IR is now re-enabled as normal IrDA transmit input for the High Bandwidth MIR/FIR mode.




Setting to the LOW Bandwidth SIR Mode (2.4kbits/s to 115.2kbits/s)

- 1. Set SD input to logic "HIGH".
- 2. Set TxIR input to logic "LOW". Wait $t_S \ge 50$ ns.
- 3. Set SD to logic "LOW" (this negative edge latches state of TxIR, which determines speed setting).
- 4. TxIR must be held for $t_S \ge 50$ ns. TxIR is now re-enabled as normal IrDA transmit input for the Low Bandwidth SIR mode.

Power-Up Sequencing


To have a proper operation for ASDL-3023, the following power-up sequencing must be followed.

(a) It's strongly recommended that Vcc must come prior to IOVcc.



(b) It is not recommended to turn on IOVcc before Vcc while SD is low.

However, for application that IOVcc come prior to Vcc while SD is low, SD pin has to set high to assure proper functionality.



(c) Setting IOVcc high before Vcc while SD is high is forbidden.



For product information and a complete list of distributors, please go to our web site: www.avagotech.com



Avago, Avago Technologies, and the A logo are trademarks of Avago Technologies, Limited in the United States and other countries. Data subject to change. Copyright © 2007 Avago Technologies Limited. All rights reserved. AV02-0054EN - May 17, 2007